

CLAIMS

What is claimed is:

1. A data transmission system, comprising:
- a hub including a plurality of adapters;
- a crossbar switch coupling said plurality of adapters;
- said plurality of adapters including at least a requesting adapter and at least a destination adapter, wherein each of said plurality of adapters includes:
- a serial communication controller, further includes:
- means for converting a first data frame into serial data before transmitting said serial data to said crossbar switch;
- means for converting said serial data received from said crossbar switch into said first data frame before transmitting said first data frame; and
- a plurality of data processing systems, including at least a requesting data processing system and at least a destination data processing system, coupled to said hub via said requesting adapter and said destination adapter.

2. The data transmission system according to Claim 1, wherein said adapter further includes:

3 a control logic for generating a request signal (REQ) to said crossbar switch
4 when said requesting adapter requests transfer of at least said first data frame to said
5 destination adapter.

1 3. The data transmission system according to Claim 2, wherein each of said
2 plurality of adapters further includes:

3 a clock multiplier for multiplying a data clock of the system by sixteen and
4 for providing said control logic with timing pulses utilized to transmit said request
5 signal (REQ), wherein said request signal (REQ) is an encoded signal of thirty-two
6 bits.

1 4. The data transmission system according to Claim 3, wherein said request
2 signal (REQ) includes a first pair of data bytes including sixteen bits defining a
3 destination address of said data frame to be transmitted and a second pair of data
4 bytes including sixteen bits representing a connection time defined by a number of
5 slots to be transmitted.

1 5. The data transmission system according to Claim 4, wherein said first data
2 byte defining said destination address includes a first bit for each of said plurality of
3 adapters and a second bit set when said destination address corresponds to said
4 destination adapter of said plurality of adapters, said second bit designating a point-to-
5 point connection, a multicast connection, or a broadcast connection.

1 6. The data transmission system according to Claim 2, wherein said serial
2 communication controller further includes:

3 means for generating a second data frame, in response to receiving said first
4 data frame, said requesting data processing system coupled to said requesting adapter
5 before transmitting said second data frame to said crossbar switch.

1 7. The data transmission system according to Claim 6, wherein said generating
2 means in said serial communication controller further includes:

3 means for generating a second data frame flag to start said second data frame;

4 means for serializing a plurality of incoming parallel data bytes;

5 means for computing a frame check sequence (FCS) after serializing said
6 plurality of incoming parallel data bytes; and

7 means for generating another said second data frame flag to end said second
8 data frame.

1 8. The data transmission system according to Claim 2, wherein said serial
2 communication controller further includes:

3 means for converting said second data frame received from said crossbar
4 switch into said first data frame to be transmitted to said destination adapter.

1 9. The data transmission system according to Claim 8, wherein said converting
2 means further includes:

3 means for detecting a starting second data frame in an incoming second data
4 frame;

5 means for checking data integrity of said second data frame by computing a
6 frame check sequence (FCS); and

7 means for deserializing a plurality of data bits of said second data frame to
8 provide a plurality of data bytes in said first data frame.

1 10. The data transmission system according to Claim 9, wherein each of said
2 plurality of adapters further includes:

3 a memory divided into at least two independent areas, a first data processing
4 system-to-switch area organized in a first plurality of buffers for storing at least said
5 first data frame received from a data processing system coupled to said adapter to be
6 transmitted to another data processing system, and a second switch-to-data processing
7 system area organized in a second plurality of buffers for storing said first data frame
8 received from another data processing system.

1 11. The data transmission system according to Claim 1, wherein each of said
2 plurality of adapters further includes:

3 a controller for converting said first data frame received in serial form from
4 said requesting data processing system coupled to said coupled adapter into parallel
5 data bytes.

1 12. The data transmission system according to Claim 11, wherein said
2 controller further includes:

3 a clock circuit to synchronize operation of said controller;

4 means for synchronizing said clock circuit during a set of preamble bytes
5 when receiving said first data frame;

6 means for detecting said first data frame incoming through a delimiter byte of
7 said first data frame;

8 means for checking data integrity of said first data frame by computing a set of
9 frame check sequence (FCS) bytes;

10 means for removing a set of protocol information of said first data frame; and

11 means for deserializing a set of remaining incoming bits of said data frame to
12 provide a set of parallel data bytes.

13. The data transmission system according to Claim 11, wherein said
controller further includes:

1 means for serializing a set of incoming data bytes received from said serial
2 communication controller;

3 means for generating the protocol information bytes to be included in said first
4 data frame; and

5 means for computing a frame check sequence (FCS) of said first data frame
6 before transmitting said first data frame to said destination data processing system
7 coupled to said destination adapter.
8
9

1 14. The data transmission system according to Claim 11, further comprising:

2 an arbiter for taking care of the contention between requests to send from said
3 controller and requests to send from said serial communication controller.

1 15. The data transmission system according to Claim 1, wherein said crossbar
2 switch further includes:

3 a scheduler for determining whether or not a request to transmit said first data
4 frame from a data processing system to another data processing system should be
5 granted.

1 16. The data transmission system according to Claim 15, wherein said scheduler
2 further includes:

3 an algorithm unit for determining the best data connection to establish at each
4 time based upon the selection of the request amongst all requests received from said
5 plurality of adapters which meets a predetermined criteria.

1 17. A data transmission system, comprising:

2 a hub including a plurality of local area network (LAN) adapters;

3 an asynchronous transfer mode (ATM) crossbar switch coupling said plurality
4 of LAN adapters;

5 said plurality of LAN adapters including at least a requesting LAN adapter
6 and at least a destination LAN adapter, wherein each of said LAN adapters including:

7 a serial communication controller, further includes:

8 means for converting a LAN data frame into serial data implemented
9 as concatenated slots of an ATM cell size in high-level data link control
10 (HDLC) format before transmitting said serial data to said ATM crossbar
11 switch;

12 means for converting said serial data implemented as concatenated
13 ATM cells received from said ATM crossbar switch into said LAN data frame
14 before transmitting said LAN data frame; and

15 a plurality of local area networks (LANs), including at least a
16 requesting LAN and at least a destination LAN, coupled to said hub via said
17 requesting LAN adapter and said destination LAN adapter.

1 18. The data transmission system according to Claim 17, wherein said LAN
2 adapter further includes:

3 a control logic for generating a request signal (REQ) to said ATM crossbar
4 switch when said requesting LAN adapter requests transfer of at least a LAN data
5 frame to said destination LAN adapter.

1 19. The data transmission system according to Claim 18, wherein said LAN
2 adapter further includes:

3 a clock multiplier for multiplying a data clock of the system by sixteen and
4 for providing said control logic with timing pulses utilized to transmit said request
5 signal (REQ), wherein said request signal (REQ) is an encoded signal of thirty-two
6 bits.

1 20. The data transmission system according to Claim 19, wherein said request
2 signal (REQ) includes a first pair of data bytes including sixteen bits defining a
3 destination address of said LAN data frame to be transmitted and a second pair of data
4 bytes including sixteen bits representing a connection time defined by a number of
5 slots to be transmitted.

1 21. The data transmission system according to Claim 20, wherein said first data
2 byte defining said destination address includes a first bit for each of said plurality of
3 LAN adapters and a second bit set when said destination address corresponds to an
4 associated LAN adapter of said plurality of LAN adapters, said second bit designating
5 a point-to-point connection, a multicast connection, or a broadcast connection.

1 22. The data transmission system according to Claim 18, wherein said serial
2 communication controller further includes:

3 means for generating a high-level data link control (HDLC) frame, in
4 response to receiving said LAN data frame said requesting LAN coupled to said

5 requesting LAN adapter before transmitting said HDLC frame to said ATM crossbar
6 switch.

1 23. The data transmission system according to Claim 22, wherein said generating
2 means in said serial communication controller further includes:

3 means for generating a high-level data link control (HDLC) flag to start said
4 HDLC frame;

5 means for serializing a plurality of incoming parallel data bytes;

6 means for computing a frame check sequence (FCS) after said plurality of
7 incoming parallel data bytes; and

8 means for generating another said HDLC flag to end said HDLC frame.

1 24. The data transmission system according to Claim 18, wherein said serial
2 communication controller further includes:

3 means for converting a high-level data link control (HDLC) frame received
4 from said ATM crossbar switch into said LAN data frame to be transmitted to said
5 destination LAN adapter.

1 25. The data transmission system according to Claim 24, wherein said converting
2 means further includes:

3 means for detecting a starting high-level data link control (HDLC) frame in an
4 incoming HDLC frame;

5 means for checking the data integrity of said HDLC frame by computing a
6 frame check sequence (FCS); and

7 means for deserializing a plurality of data bits of said HDLC frame to provide
8 a plurality of data bytes in said LAN data frame.

1 26. The data transmission system according to Claim 25, wherein each of said
2 plurality of LAN adapters further includes:

3 a memory divided into at least two independent areas, a first LAN-to-switch
4 area organized in a first plurality of buffers for storing said LAN data frame received
5 from a LAN coupled to said LAN adapter to be transmitted to another LAN, and a
6 second switch-to-LAN area organized in a second plurality of buffers for storing said
7 LAN data frame received from another LAN.

1 27. The data transmission system according to Claims 17, wherein each of said
2 plurality of LAN adapters further includes:

3 a LAN controller for converting said LAN data frame received in serial form
4 from said requesting LAN coupled to said coupled LAN adapter into parallel data
5 bytes.

1 28. The data transmission system according to Claim 27, wherein said LAN
2 controller further includes:

3 a clock circuit for synchronize operation of said LAN controller;

4 means for synchronizing said clock circuit during a set of preamble bytes
5 when receiving said LAN data frame;

6 means for detecting said LAN data from incoming through a delimiter byte of
7 said frame;

8 means for checking data integrity of said LAN data frame by computing a set
9 of frame check sequence (FCS) bytes;

10 means for removing a set of protocol information of said LAN data frame; and

11 means for deserializing a set of remaining incoming bits of said LAN data
12 frames to provide a set of parallel data bytes.

1 29. The data transmission system according to Claim 27, wherein said LAN
2 controller further includes:

3 means for serializing a set of incoming data bytes received from said serial
4 communication controller;

5 means for generating the protocol information bytes to be included in said
6 LAN data frame; and

7 means for computing a frame check sequence (FCS) of said LAN data frame
8 before transmitting said LAN data frame to said destination LAN coupled to said
9 destination LAN adapter.

1 30. The data transmission system according to Claim 27, further comprising:

2 an arbiter for taking care of the contention between requests to send from said
3 LAN controller and requests to send from said serial communication controller.

1 31. The data transmission system according to Claim 17, wherein said ATM
2 crossbar switch further includes:

3 a scheduler for determining whether or not a request to transmit a LAN data
4 frame from a LAN to another LAN should be granted.

1 32. The data transmission system according to Claim 32, wherein said scheduler
2 further includes:

3 an algorithm unit for determining the best data connection to establish at each
4 time based upon the selection of the request amongst all requests received from the
5 LAN adapters which meets predetermined criteria.